

10-23-00

Please type a plus sign (+) inside this box → + Under the Paperwork Reduction Act of 1995, no persons are require	ad to respon	Patent a	and Trademark Office	PTO/SB/05 (4/98) se through 09/30/2000 OMB 0651-0032 se. U S DEPARTMENT OF COMMERCE ss it displays a valid OMB control number.
		ey Docket No.	BGA04US	
UTILITY	First In	ventor or Appl	ication Identifier	KIA SILVERBROOK
PATENT APPLICATION	Title	INTEGRATED CIRCUIT CARRIER WITH RECES		

TRANSMITTAL

(Only	/ for ne	ew nor	RAN	ISMIT A al applications unde	er 37 C.F.R	. § 1 53(b)) Expre	ss Mail L	abel No.	K33	343	30505U	<u>ر</u> د
See	MPER	AP chap	PLICAT	ION ELEMEN	TS ent applicat	ion contents.	Α	DDRESS TO): Box Pa	atent Ap	nmissioner for Pater plication DC 20231	ts O
1.	X	* Fe	e Transm	nittal Form <i>(e.g.,</i> nnal and a duplicat	PTO/SB	(17)	5 E				ram <i>(Appendix)</i> equence Submissio	3707
3. 4.	a. b	Speed (pref / pref / pr	cification interest area scriptive oss Reference to ckground of Summer of Descriptialled Deaim(s) instruct of wing(s) (incomplete in the complete interest in the ckground of	represent set forth to title of the Inventor rences to Relate Regarding Fed sign of Microfiche Apply of the Inventor rency of the Inventor rency of the Inventor rescription The Disclosure as U.S.C. 113) The properties of the Inventor rency	[Total Papelow) ition d Applicationsored bendix ition [Total She [Total Papelow] inal or copolication (inal with Box INVENTO ment atta med in the §§ 1.63(d	ges 10] ions R & D led) leds 11] ages 2] by) 37 C.F.R. § 1 63(a) 16 completed)	7. 7. 8. 9. 10. 11. 12. 14. 15. 15. 15.	Assignment of applicable, a a. a. Co. b. Pac. St. ACCOMP Assignment of a st. Assignme	In necessary In ne	Readable (identice renfying GAPPL) (identice renfying GAPPL) (identice renfying GAPPL) (identice statement stars (identice statement stars (identice statement stars) (identice statement statement stars) (identice statement stars) (identice statement statement stars) (identice statement statement stars) (identice statement statement stars) (identice statement statement stars) (identice statement stars) (identice statement stars) (identice statement stars) (identice statement statement stars) (identice statement statement stars) (identice statement stars) (identice statement statement statement statement stars) (identice statement statement stars) (identice statement stat	cal to computer copy identity of above of identity of above of identity of above of identity of above of identity of identity of above of identity of	on of Road
Fo	Pri.	Co or app	ntinuation lication inf ATION or	Divisional Divisional DivisionAL APP	iner	e entire disclosure	of the pr	of prior appli G ior application,	cation No roup / Art U from which risional ap	Init:	th or declaration is s	supplied
re	der B ferenc	ox 4b e. Th	, is consid le incorpo	ration <u>can only</u> b	e relied up	on when a portion	has beer	inadvertently	omitted fro	om the s	ubmitted application	n parts.
-					<u>17. C</u>	ORRESPONDE	NCE A	DUKESS				
5		ustom	er Numbei	r or Bar Code Labe	l (Insert	24011 Customer No. or Att	ach bar c	ode label here)	or 🗆] Corr	espondence address	below
	ame		Kia S	ilverbrook								
L"				brook Researc	h Pty Lte	<i>l</i>						
Α	ddress	;	393 D	arling Street								
С	ity		Balmo			State	NS	<u> </u>	Zıp (2041	
С	ountry	,	AUST	RALIA		Telephone	61-2-	9818-6633		Fax	61-2-9818-6711	
	Na	me (F	Print/Type)	Kia Silver	brook			Registration No	o. (Attorney/A	(gent)		
	Sic	natur	9	1110	7					Date	October 18, 20	00

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PTO/SB/17 (09-00)

Approved for use through 10/31/2002 OMB 0651-0032

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision

TOTAL	OF PAYMENT	

the first start may start again

(ተ	

Complete if Known						
Application Number						
Filing Date						
First Named Inventor	Kia Silverbrook					
Examiner Name						
Group Art Unit						
Attorney Docket No.	BGA04US					

METHOD OF PAYMENT	FEE CALCULATION (continued)								
The Commissioner is hereby authorized to charge				AL FE					
Deposit Deposit	Larg Fee	e Entit		II Entit Fee	•	Description		Fee Paid	
Account Number		e (\$)	Cod	e (\$)	1 60	•		reeraiu	
Deposit	105	130	205	65	Surcharge - late f	filing fee or o	ath		
Account Name	127	50	227	25	Surcharge - late p cover sheet	provisional fili	ng fee or		
Charge Any Additional Fee Required Under 37 CFR 1 16 and 1.17	139	130	139	130	Non-English spec	afication			
Applicant claims small entity status.	147	2,520	147	2,520	For filing a reque	st for ex parte	e reexamination		
See 37 CFR 1.27	112	920*	112	920*	Requesting public Examiner action	cation of SIR	prior to		
2. x Payment Enclosed: x Check Credit card Money Order Other	113	1,840*	113	1,840*		cation of SIR	after		
FEE CALCULATION	115	110	215	55	Extension for rep	ly within first	month		
1. BASIC FILING FEE	116	390	216	195	Extension for repl	y within seco	nd month		
Large Entity Small Entity	117	890	217	445	Extension for repl	y within third	month		
Fee Fee Fee Fee Description	118	1,390	218	695	Extension for repl	y within fourt	h month		
0000 (0)	128	1,890	228	945	Extension for repl	y within fifth i	month		
101 710 201 355 Utility filing fee 355	119	310	219	155	Notice of Appeal				
107 490 207 245 Plant filing fee	120	310	220	155	Filing a brief in support of an appeal				
108 710 208 355 Reissue filing fee	121	270	221	135	Request for oral h	nearing			
114 150 214 75 Provisional filing fee	138	1,510	138	1,510	Petition to institute	Petition to institute a public use proceeding			
<u> </u>	140	110	240	55	Petition to revive -	- unavoidable			
SUBTOTAL (1) (\$) 355	141	1,240	241	620	Petition to revive -	- unintentiona	ıš		
2. EXTRA CLAIM FEES	142	1,240	242	620	Utility issue fee (or reissue)				
Fee from Ext <u>ra Claims below Fee Paid</u>	143	440		220	Design issue fee				
Total Claims 12 -20** = 0 \times 9 = 0	144	600	244	300	Plant issue fee				
Independent $1 - 3^{**} = 0 \times 40 = 0$	122	130		130	Petitions to the Co				
Multiple Dependent	123	50	123	50	Petitions related to	•			
Laura Batta a la plan	126	240	126	240	Submission of Infe	ormation Disc	closure Stmt		
Large Entity Small Entity Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	581	40	581	40	Recording each p property (times no			40	
103 18 203 9 Claims in excess of 20	146	710	246	355	Filing a submission (37 CFR § 1 129)		rejection		
102 80 202 40 Independent claims in excess of 3 104 270 204 135 Multiple dependent claim, if not paid	149	710	249	355	For each addition examined (37 CF				
109 80 209 40 ** Reissue independent claims over original patent	179	710	279	355	Request for Conti	nued Examin	nation (RCE)		
110 18 210 9 ** Reissue claims in excess of 20	169	900	169	900	Request for expedience of a design applie		ation		
and over original patent	Other	fee (s	pecify)		or a design appin				
SUBTOTAL (2) (\$) 0 **or number previously paid, if greater; For Reissues, see above	* Redu	ced by	Basic	Filing F	Fee Paid S	SUBTOTAL	(3) (\$)	40	
SUBMITTED BY	1/	Registra	ation \	lo		Complete (#			
Name (Print/Type) Kia Silverbrook		Attorney				Telephone	+61-2-9818	-6633	
Signature	-					Date	October 1	8, 2000	

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/10 (1-99)
Approved for use through 09/30/2000. OMB 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

STATEMENT CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) & 1.27(c))SMALL BUSINESS CONCE	RN Docket Nur	mber (Optional)						
Applicant, Patentee, or Identifier: Silverbrook Research Pty Ltd Application or Patent No.: Filed or Issued: October , 2000								
Title: <u>INTEGRATED CIRCUIT CARRIER WITH REC</u>	ESSES							
I hereby state that I am I hereby state that I am I he owner of the small business concern identified below: an official of the small business concern empowered to act on behalf of the concern identified below.								
NAME OF SMALL BUSINESS CONCERN_ Silverbrook Research Pt	y. Ltd.							
ADDRESS OF SMALL BUSINESS CONCERN 393 Darling Street, E	Balmain, NSW 2041, Austral	ia						
I hereby state that the above identified small business concern qual 3 CFR Part 121 for purposes of paying reduced fees to the United States to size standards for a small business concern may be directed to: Small 509 Third Street, SW, Washington, DC 20416.	Patent and Trademark Office. (Questions related						
I hereby state that rights under contract or law have been conveyed identified above with regard to the invention described in:	I to and remain with the small t	ousiness concerr						
 the specification filed herewith with title as listed above. the application identified above. the patent identified above. 								
If the rights held by the above identified small business concern organization having rights in the invention must file separate statements to the invention are held by any person, other than the inventor, who wou 37 CFR 1.9(c) if that person made the invention, or by any concern which under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).	as to their status as small entit ld not qualify as an independen	ies, and no rights t inventor under						
Each person, concern, or organization having any rights in the invelocity no such person, concern, or organization exists ach such person, concern, or organization is listed below.	ention is listed below:							
Separate statements are required from each named personcern stating their status as small entities. (37 CFR 1.27)	or organization having rights t	o the invention						
I acknowledge the duty to file, in this application or patent, notifical entitlement to small entity status prior to paying, or at the time of paying, fee due after the date on which status as a small entity is no longer app	the earliest of the issue fee or	sulting in loss of any maintenance						
NAME OF PERSON SIGNING Kia Silverbrook								
TITLE OF PERSON IF OTHER THAN OWNER								
ADDRESS OF PERSON SIGNING 393 Darling Street, Balmain, NSW 2041, Australia								
, —	0							
SIGNATURE	DATE COMMON TO, M.							
		ĺ						

Burden Hour Statement: This form is estimated to take 0.2 hours to complete Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Washington, DC 20231.

Title of the Invention

INTEGRATED CIRCUIT CARRIER WITH RECESSES

Field of the Invention

This invention relates to integrated circuit packages. More particularly, the invention relates to an integrated circuit carrier with recesses for an integrated circuit package.

5

Background to the Invention

Due to the ever-increasing number of connections (pincount) of integrated circuits, the use of ball grid array packages to connect integrated circuits to printed circuit boards is increasing. This facilitates the redistribution of a very fine pitch of flip-chip bump array of the integrated circuit to a much larger pitch ball grid array for attachment to the printed circuit board (PCB).

The carrier is often referred to as an interposer and can be fabricated from different materials such as ceramic, or a plastics material such as bismaleimide triazine (BT).

15

10

The carrier also functions as a heat sink by removing thermal energy from the integrated circuit by thermal conduction. Accordingly, the carrier is subjected to thermal strains.

20

In addition, an electronic package assembly comprising the integrated circuit, the carrier and the PCB has a number of different materials with different mechanical properties. Complex thermal stresses can occur inside the package during operation due to non-uniform temperature distributions, geometry, material construction and thermal expansion mismatches.

25

Typically, these days the integrated circuit is electrically connected to the carrier by a ball grid array of gold or solder bumps. Similarly, the carrier is electrically connected to the PCB by a further, larger ball grid array of solder balls. The thermomechanical stresses are typically severest at the solder ball interfaces between the PCB and the carrier. This can result in shearing of the solder ball connection. The problem is amplified by an increase in edge length of the carrier because of an increase in the thermal strain differences between the PCB and the carrier. An increase in edge length of the carrier is typically associated with an increase in the number of integrated circuit connections and solder balls

30

10

15

20

25

30

35

Current ball grid array design is, presently, at the limit of reliability for typical integrated circuit pin counts.

Typically, a solder ball has a peak elastic shear strain value of around 0.08%. Computational experiments done by the applicant using a 500 micron thick solid Silicon carrier, 500 micron diameter solder balls at 1 millimeter pitch, a 700 micron thick PCB and a 16 millimeter side silicon chip indicated a peak shear strain value of 1.476% in the outermost ball of the package which is far above the plastic yield value of the solder ball.

This result is to be expected as the balls at the outermost edge of the package experience the greatest amount of translational shear.

As indicated in the publication of the Assembly and Packaging Section of the International Technology Road Map for Semiconductors, - 1999 Edition, the most recent edition available at the time of filing the present application, in Table 59a at page 217, a pin count of a high performance integrated circuit has of the order of 1800 pins. The technology requirements in the near term, i.e. until the year 2005 indicate that, for high performance integrated circuits, a pin count exceeding 3,000 will be required for which, as the table indicates, there is, to date, no known solution. Similarly, in Table 59b of that publication, at page 219, in the longer term, until approximately the year 2014, a pin count for high performance integrated circuit packages of the order of 9,000 will be required. Again, as indicated in the table, there is no known solution for this type of package.

These aspects are the focus of the present invention.

Summary of the Invention

According to the invention there is provided an integrated circuit carrier which includes

a wafer having at least one receiving zone, said at least one receiving zone being demarcated by a bore in the wafer;

a plurality of island-defining portions arranged about said at least one receiving zone, at least one island-defining portion having an electrical terminal electrically connected to an electrical contact of said at least one receiving zone; and

a rigidity-reducing arrangement connecting each island-defining portion to each of its neighboring island-defining portions.

In one embodiment of the invention, the bore may be a recess or blind bore defined in the wafer. In another embodiment of the invention, the bore may be a passage or open bore extending through the wafer from one surface of the wafer to an

10

15

20

25

30

35

opposed surface of the wafer, the electrical contacts being arranged on the wafer about the passage.

In the latter case, the carrier may include a mounting means for mounting the integrated circuit in its associated passage.

The island-defining portions and the rigidity-reducing arrangements may be formed by etching the wafer.

The bore may also be etched in the wafer. The bore may be etched in the wafer simultaneously with the etching of the island-defining portions and the rigidity-reducing arrangements.

At least in respect of the etch to form the island-defining portions and the rigidity-reducing arrangements, the etch may be a re-entrant etch.

Each rigidity-reducing arrangement may be in the form of a serpentine member.

Each of those island-defining portions bordering their associated receiving zones may be connected to said receiving zone by a secondary rigidity-reducing arrangement. The secondary rigidity-reducing arrangement may comprise a zig-zag element.

The electrical terminal of each island-defining portion may be in the form of a metal pad.

To reduce thermal mismatch between the carrier and the wafer, the wafer may be of the same material as the integrated circuit to have a co-efficient of thermal expansion approximating that of the integrated circuit.

Brief Description of the Drawings

The invention is now described by way of example with reference to the accompanying diagrammatic drawings in which:-

Figure 1 shows a schematic, plan view of part of a conceptual integrated circuit carrier;

Figure 2 shows a plan view of a part of an integrated circuit carrier, in accordance with the invention;

Figure 3 shows a perspective, sectional view of part of one embodiment of the integrated circuit carrier;

Figure 4 shows a perspective, sectional view of part of a second embodiment of the integrated circuit carrier;

Figure 5 shows a perspective, sectional view of part of a third embodiment of the integrated circuit carrier;

Figure 6 shows a perspective, sectional view of part of a fourth embodiment of the integrated circuit carrier;

BGA04US

10

15

20

25

30

35

Figure 7 shows a sectional, side view of one embodiment of the integrated circuit carrier, in use;

Figure 8 shows a sectional, side view of another embodiment of the integrated circuit carrier, in use;

Figure 9 shows, on an enlarged scale, the circled part 'A', of Figure 8;

Figure 10 shows, on an even greater enlarged scale, a sectional side view of part of the integrated circuit carrier;

Figure 11 shows a side view of yet a further embodiment of the integrated circuit carrier;

Figure 12 shows a sectional side view of still a further embodiment of the integrated circuit carrier;

Figure 13 shows a multi-chip module based on the integrated circuit carrier; and Figure 14 shows a sectional side view of the multi-chip module based on the integrated circuit carrier.

Detailed Description of the Drawings

Referring to the drawings, an integrated circuit carrier, in accordance with the invention, is designated generally by the reference numeral 10. An integrated circuit carrier is shown in greater detail in Figure 2 of the drawings.

The integrated circuit carrier 10 has a receiving zone 12 for receiving an integrated circuit or chip 14 (Figure 7).

A plurality of island defining portions or islands 16 surround the receiving zone 12. Each island 16 has an electrical terminal 18 thereon to which a solder ball 20 is attach or reflowed.

Each island 16 is connected to its neighboring island or islands 16 via a rigidity reducing arrangement in the form of a serpentine member 22. This is shown in greater detail conceptually in Figure 1 of the drawings. As illustrated in Figure 1, each serpentine member 22 serves a spring-like function so that each island 16 has a degree of freedom of movement relative to its neighboring islands 16. Accordingly, the difference in expansion between a printed circuit board 24 (Figures 7 to 9) and the carrier 10 is compensated for by extension or retraction of the relevant serpentine members 22. As a result, the shear strain imparted to the solder balls 20 on the island 16 is considerably reduced and fatigue failure of the solder balls 20 is, correspondingly, reduced.

Various embodiments of the carrier 10 are now described with reference to Figures 3 to 6 of the drawings. In Figure 3 of the drawings, the carrier 10 has each

10

15

20

25

30

35

island 16 connected to its neighboring island 16 by a serpentine member 22 which has a single, curved arm 26.

In the embodiment of the invention shown in Figure 4 of the drawings, each serpentine member 22 connects one island 16 to its neighboring island 16 by a pair of parallel arms 28 interconnected by an orthogonal bridging portion 30.

Each serpentine member 22 of the embodiment illustrated in Figure 5 of the drawings connects one island 16 to its neighboring island 16 via an arrangement having three arms 34 extending parallel to each other. Adjacent arms 34 are connected together by an orthogonal bridging portion 32.

In the embodiment illustrated in Figure 6 of the drawings, each serpentine member 22 which connects one island 16 to its neighboring island 16 has five parallel arms 36 with adjacent arms 36 being connected by an orthogonal bridging portion 38.

For ease of explanation, the embodiments illustrated in Figures 3 to 6 of the drawings shall be referred to below as the one arm 26 serpentine member 22, the two arm 28 serpentine member 22, the three arm 34 serpentine member 22, and the five arm 36 serpentine member 22, respectively.

As illustrated more clearly in Figures 7 to 9 of the drawings, those islands 16 surrounding the receiving zone 12 are connected to the receiving zone by a second rigidity reducing arrangement in the form of a zigzag element 40 which further aids in reducing the strain imparted to the solder balls 20.

Also, as illustrated in Figures 7 to 9 of the drawings, the integrated circuit 14 is electrically connected to electrical contacts 42 (Figure 2) in the receiving zone 12 via solder bumps 44.

The carrier 10 is formed from the same material as the integrated circuit 14. Accordingly, the carrier 10 is formed of silicon having an insulating layer of silicon dioxide. The insulating layer also serves as a hard mask for etching the serpentine members 22, as will be discussed in greater detail below.

In the manufacture of the integrated circuit carrier 10, a wafer 46 of silicon is provided. The wafer 46 can be single crystal silicon or polycrystalline silicon.

It is to be noted that the version of the carrier 10 shown in Figure 10 of the drawings is where the receiving zone 12 is on the same side of the carrier 10 as the pads 18 as shown in Figure 7 of the drawings. Where the receiving zone 12 is on an opposite surface of the carrier 10, as shown in Figure 8 of the drawings, the circuitry layer is applied to both sides of the wafer 46. This is shown on a smaller scale in Figure 9 of the drawings. In this embodiment, each track 52 is electrically connected to its associated pad 18 via a plated through hole 58 extending through the wafer 46.

BGA04US

10

15

20

25

30

Referring now to Figures 11 and 12 of the drawings, two further embodiments of the carrier 10 are illustrated. With reference to the previous drawings, like reference numerals refer to like parts, unless otherwise specified.

In the examples illustrated, the receiving zone 12 is, instead of being demarcated on a surface of the carrier 10, a passage 60 defined through the carrier 10. The integrated circuit 14 is attached to a mounting means or retaining means in the form of a metallic lid 62 which is bonded to one surface of the carrier 10. An opposed surface of the integrated circuit 14 has bond pads for electrically connecting the integrated circuit to the carrier 10. It will be appreciated that, in this embodiment, the electrical contacts are arranged on that part of the carrier 10 surrounding the passage 60. In the embodiment illustrated in Figure 11 of the drawings, the interconnects are wire bonds 64. Either ball or wedge bonds can be used. In the embodiment illustrated in Figure 12 of the drawings, the interconnects are tape automated bond (TAB) films 66 or other planar connections such as beam leads.

Referring now to Figure 13 of the drawings, a development of the integrated circuit carrier is illustrated and is designated generally by the reference numeral 70. With reference to the previous drawings, like reference numerals refer to like parts, unless otherwise specified.

In this embodiment of the invention, the carrier 70 is a multi-chip module substrate 70 carrying a plurality of integrated circuits or chips such as those illustrated at 72, 74 and 76 in Figure 13. The chips 72, 74 and 76 are either carried on the surface of the carrier 70 or, as described above with reference to Figures 10 and 11, the chips are recessed in the carrier 70 as illustrated in Figure 14 of the drawings.

As indicated above, the serpentine members 22 may have different configurations such as the one arm 26 configuration, the two arm 28 configuration, the three arm 34 configuration or the five arm 36 configuration. Other configurations such as 4 arm or 6 or more arm configurations are also possible using finite element analyses, a results matrix for different carrier implementations, having different forms of serpentine members 22 and different ball arrays was generated. The matrix, which is set out below, contains results for ball grid arrays having rows of one to twenty-four balls, carriers of solid silicon, solid Al_2O_3 , solid BT, a one arm 26 serpentine member 22, a two arm 28 serpentine member 22, a three arm 34 serpentine member 22 and a five arm 36 serpentine member.

No. of Balls in Row	_1	4	8	16	24	100
Solid Si Interposer			1.08%	1.48%	1.61%	1.01%

BGA04US

10

15

20

25

Solid Al ₂ O ₃ Interposer			0.667%	0.953%	1.077%	0.72%
Solid BT Interposer			0.126%	0.149%	0.150%	0.097%
One arm serpentine member			0.103%	0.0903%	0.085%	
Two arm serpentine member	0.47%	0.15%	0.147%	0.136%	0.128%	0.088%
Three arm serpentine member	0.22%	0.082%	0.079%	0.058%	0.056%	
Five arm serpentine member			0.025%	0.025%	0.013%_	

As indicated above, the elastic strain limit for solder is around 0.08%. A row of solder balls is defined as from an edge of the receiving zone 12 to the edge of the carrier 10.

The results show that the peak solder ball strain value for solid carriers increases with an increasing number of solder balls 20 up to a certain point, due to the cumulative effect of thermo-mechanical strain between the PCB 24 and carrier 10. The solder ball strain actually goes down for the hundred ball implementation, probably due to a change in deflection shape of the solid silicon carrier. Peak strain still occurs in the outermost ball however although it is decreased because differential expansion between the carrier and the PCB is minimised. Also, the peak strain value of the solid carriers, apart from the BT carrier, is still, far in excess of the elastic strain limit for solder.

The serpentine member 22 implementations show a decrease in peak solder ball strain with increasing number of solder balls. This is due to the fact that the thermal strain mismatch is distributed over a greater number of solder balls 20 resulting in a deflected shape with less severe gradients. Smaller ball grid arrays, i.e. having fewer balls in a row, exhibit more severe deflection gradients that induce a concentrated load on either the innermost or the outermost solder ball 20.

Accordingly, it is a particular advantage of the invention that, due to the reduction of the peak strain with an increasing number of solder balls 20 there is no thermo-mechanical limit to the amount of integrated circuit pin connections. A line of 100 balls on all sides of the receiving zone 12 equates to a ball grid array of more than 40,000 balls, well in excess of expected requirements of 9,000 balls by 2014. Finite element calculations indicate that the peak solder ball strain is less than the elastic limit of solder for carriers with three or more arm serpentine members, with 8 or more rows of balls. As the receiving zone is silicon, and therefore has the same coefficient of thermal expansion as a silicon integrated circuit, the strain on the bump connections from the integrated circuit 14 to the carrier 10 is minimised. This indicates that a silicon BGA with etched compliant regions as described herein can provide a definite

10

solution to problems of failure from thermal cycling that currently limit the number of connections that can be made between a chip and a PCB using ball grid arrays. Also, as described above, with the provision of the serpentine members 22, a greater surface area is provided which is further enhanced by the re-entrant etch 50 such that the heat sink capability of the carrier 10 is enhanced. This also aids in the increase in the number of solder balls 20 which can constitute the array.

It will be appreciated by persons skilled in the art that numerous variations and/or modifications may be made to the invention as shown in the specific embodiments without departing from the spirit or scope of the invention as broadly described. The present embodiments are, therefore, to be considered in all respects as illustrative and not restrictive.

I CLAIM:

5

15

1. An integrated circuit carrier which includes

a wafer having at least one receiving zone, said at least one receiving zone being demarcated by a bore in the wafer;

a plurality of island-defining portions arranged about said at least one receiving zone, at least one island-defining portion having an electrical terminal electrically connected to an electrical contact of said at least one receiving zone; and

a rigidity-reducing arrangement connecting each island-defining portion to each of its neighboring island-defining portions.

- 10 2. The carrier of claim 1 in which the bore is a recess defined in the wafer.
 - 3. The carrier of claim 1 in which the bore is a passage extending through the wafer from one surface of the wafer to an opposed surface of the wafer, the electrical contacts being arranged on the wafer about the passage.
 - 4. The carrier of claim 3 which includes a mounting means for mounting the integrated circuit in its associated passage.
 - 5. The carrier of claim 1 in which the island-defining portions and the rigidity-reducing arrangements are formed by etching the wafer.
 - 6. The carrier of claim 5 in which said bore is also etched in the wafer.
 - 7. The carrier of claim 5 in which the etch is a re-entrant etch.
- 20 8. The carrier of claim 1 in which each rigidity-reducing arrangement is in the form of a serpentine member.
 - 9. The carrier of claim 1 in which each of those island-defining portions bordering their associated receiving zones is connected to said receiving zone by a secondary rigidity-reducing arrangement.
- 25 10. The carrier of claim 9 in which the secondary rigidity-reducing arrangement comprises a zig-zag element.
 - 11. The carrier of claim 1 in which the electrical terminal of each island-defining portion is in the form of a metal pad.
- 12. The carrier of claim 1 in which the wafer is of the same material as the integrated circuit to have a co-efficient of thermal expansion approximating that of the integrated circuit.

ABSTRACT OF THE DISCLOSURE

An integrated circuit carrier includes a wafer having a receiving zone. The receiving zone is demarcated by a bore in the wafer. A plurality of island-defining portions is arranged about the receiving zone. Each island-defining portion has an electrical terminal electrically connected to an electrical contact of said at leat one receiving zone. A rigidity-reducing arrangement connects each island-defining portion to each of its neighboring island-defining portions.

Figure 11





FIG. 1







FIG. 3



F1G. 4





FIG. 5



6/11




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12






FIG. 14

Please type a plus sign (+) inside this box —	→ +
Lindas the Beneguerk Paduction Act of	f 1005

required)

his box \longrightarrow [+] PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office, U.S DEPARTMENT OF COMMERCE ction Act of 1995, no persons are required to respond to a collection of information unless it contains r. a valid OMB control number.

			Attorney Docket Number	BGA04US			
DECLARA		FOR UTILITY OR	First Named Inventor	KIA SILVERBROOK			
DATE		SIGN APPLICATION	COMPLETE IF KNOWN				
(37 CFR 1.63)			Application Number	/			
			Filing Date				
☑ Declaration Submitted	OR	☐ Declaration Submitted after Initial	Group Art Unit				
with Initial Filing		Filing (surcharge (37 CFR 1.16 (e))	Examiner Name				

As a below named inventor, I hereby declare that:								
My residence, post office a	iddress, and citizenship are a	is stated below next to my	name.					
I believe I am the original, names are listed below) of	first and sole inventor (if only the subject matter which is c	one name is listed below) laimed and for which a pat	or an original, fir ent is sought on	st and joint inven the invention ent	ntor (if plural httled.			
INTEGRATED CIRCUIT CARRIER WITH RECESSES								
the specification of which (Title of the Invention) is attached hereto								
OR was filed on (MM/D	D/YYYY)	as Unite	d States Applicat	tion Number or P	CT International			
Application Number	and wa	as amended on (MM/DD/Y	YYY)		(if applicable).			
amended by any amendme	eviewed and understand the count specifically referred to about solutions and instance in the country of the co	ove.			laims, as			
I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.								
Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Co YES	ppy Attached?			
Number(s)		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0000					
		supplemental priority data	sheet PTO/SB/	02B attached her	reto:			
Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto: I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.								
Application Number		e (MM/DD/YYYY)						
			numb suppl	onal provisiona ers are listed o emental priorit SB/02B attach	on a y data sheet			

[Page 1 of 2]

Burden Hour Statement This form is estimated to take 0.4 hours to complete Time will vary depending upon the needs of the individual case. Any comments on the amount of time, you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box - 1	Please type a plus sign (+) inside this box 🔫	+
---	---	---

PTO/SB/01 (12-97)
us sign (+) inside this box

+ Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

United States information wi	or PCT I	efit under 35 U s rica, listed belov international app naterial to patent T international fi	lication ability a	in the r	as tile st manner p led in 37	rovided by t								
U.S. Parent Application or PCT Parent Number							Parent Filing Date (MM/DD/YYYY)				Parent Patent Number (if applicable)			
	518.													
		PCT internation												
As a named inventor, I hereby appoint the following registered practitioner and Trademark Office connected therewith. Customer Number OR Registered practitioner(s											•	act all business Place Cus Number Ba Label he	tomer r Code	
Re					Regis	stration mber	name,	Name			Registration Number			
						mbei							umber	
Additional	registere	d practitioner(s)	named	on sup	plementa	al Registere	d Pract	itioner l	Information sh	eet PTC	/SB/02	C attached her	eto.	
Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached herein Direct all correspondence to: Customer Number or Bar Code Label OR Correspondence addr														
Name	Kia S	Silverbrook												
Address	Silve	erbrook Research Pty Ltd												
Address	393	Darling Street												
City	Balm	rain					St	State NSW ZIP 2			204	041		
Country	Austi	Tax of 2 years												
punishable by	fine or n	Il statements mand further that the superisonment, or it issued thereon	ese stat both. u	tement	s were n	nade with t	ne kno	wiedae	that willful fa	ise state	otname.	and the like e	o mada ara	
Name of So	ole or I	irst Invento	r:					petitio	on has been	filed fo	r this ι	ınsigned inve	entor	
Given Name (first and middle [if any])						Family Name or Surname								
KIA						SILVERBROOK								
Inventor's Signature												Date	Oct. 18, 2000	
Residence: City Balmain				State NSW		Co	Country Australia		a		Citizenship	Austra- lian		
Post Office Address 393 Darling Street														
Post Office A	ddress							_						
City Ba		Balmain	State	NS	W	ZIP	20	041		Count		Australia		
Additional	invento	rs are being n	amed o	n the	su	pplementa	l Addi	tional I	Inventor(s) s	heet(s)	PTO/	SB/02A attac	hed bereto	